The Daedalus camera is a second-generation imager for the Ultra-Fast X-ray Imager (UXI) program, achieving 1 ns, time-gated, multi-frame image sets for High Energy Density (HED) physics experiments. Daedalus includes a 1024 x 512 pixel array with 25 μm spatial resolution with three frames of storage per pixel with three times larger full well (1.5 million e -) than the last generation camera, Icarus. Daedalus incorporates an improved timing generation and distribution concept to facilitate broader user configurability and application space while improving timing resolution to 1 ns. Electrical timing measurements demonstrated 1 nanosecond shutters. Analog dynamic range is sufficient to provide the expected full well. Read noise of 210 e -has been measured, exceeding design goals.
INTRODUCTION
The Ultra-Fast X-ray Imager (UXI) program has produced a series of nanosecond-time-scale, time-gated, multiframe hybrid-CMOS sensors for the High Energy Density Physics (HEDP) community. The experiments conducted in this field of research evolve on the picosecond to nanosecond timescale while lasting a few nanoseconds in total duration. There is a robust need in the community for 2D sensors to document the temporal evolution of experiments to yield deeper insight to the phenomena under investigation.
Past UXI sensors are being fielded across the national HEDP experimental facilities with new applications and diagnostics being proposed frequently. Previous UXI sensors [1, 2] have demonstrated shutters as fast as 1.5 nanoseconds for two to four image frames. These past sensors have targeted two different full wells of 500 ke -to 1.5 Me -, trading total full well for number of frames. The Icarus sensor has lower full well (500 ke -) with four frames per pixel and has demonstrated significantly improved timing uniformity compared to the earlier Furi [3, 4] and Hippogriff [5] sensors. All three sensors have been fielded in a variety of HEDP diagnostics; a Furi sensor provides time gated imagery of the Laser Entrance Hole on the NIF (GLEH) [4] , while Icarus sensors have been deployed to the Single Line-Of-Sight (SLOS) based diagnostics at the OMEGA facility and the NIF [6] . These novel diagnostics have yielded multi-frame image sequences with integration times down to 30 picoseconds.
DAEDALUS ARCHITECTURE
The Daedalus sensor set out to improve on Icarus performance and aimed to achieve 1 nanosecond integration time with a larger full well of 1.5 million e -. Daedalus maintains the same 25 µm spatial resolution as past sensors but is reduced to three frames-per-pixel to achieve the 1.5 million e -full well requirement. Significant improvements to timing distribution and flexibility are also implemented. Daedalus is one-side abutable without bond pads on the top of the die. This enables two die to be abutted together to create a 51.2 mm x 12.8 mm array with a small dead space between the two active arrays.
Daedalus functions like past sensors. The sensor is programed with the desired shutter timing sequence and operational mode, the pixel array is initialized to a known state and waits for an asynchronous trigger from the experimental facility.
This trigger initiates an internal oscillator that clocks the pre-programmed digital shutter timing generator. Three unique, nanosecond scale shutter pulses are then propagated to the pixel array on a row-wise level and driven from each side of the array to the middle of the sensor, triggering the individual pixel rows. Image readout occurs after images have been captured on a much slower timescale of approximately 200 miliseconds. Table 1 is a list of Daedalus specifications, and Figure 1 is a block diagram of the sensor. Significant modifications were made to the high-speed timing generation architecture, the circuitry responsible for generating pre-shot initialization as well as configurable and fully independent shutters. Timing generation and propagation was constructed to distribute shutters serially to a row-wise block called the row shutter logic (RSL) where this serial shutter information is deserialized and buffered to drive pixel row shutter lines. Incorporating the RSL concept allows for multiple new timing modes. Effort was also applied to improve the performance of existing timing circuitry. Additional features include digitally programmable trigger delay, "infinite" row-wise interlacing, digital hemisphere tuning, high full well (HFW) mode and zero dead time (ZDT). Each of these functions will be described in the subsequent sections. 
High Speed Timing Generator (HSTGen) Modifications
Past testing results have indicated that relaxation oscillators designed for previous sensors demonstrate better jitter performance and operate more closely to 50% duty cycle than equivalent performing ring oscillators [2] . Dual edge flip flops used in the digital pattern generator are an effective method to double clock speed, but 50% duty cycle operation is critical [3] . A 100 MHz relaxation oscillator was added to increase operational frequency range. In addition, startup characteristics of the relaxation oscillators were also improved. Digitally programmable delay cells were introduced to the external trigger path to allow easier synchronization with other ROICs. Left/Right hemisphere tuning [1] has been modified from an analog based current starved inverter tuning circuit to a digitally programmable delay.
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Hemisphere Tuning Cell
Icarus utilized current starved analog delay cells to allow sub-nanosecond tuning between the left and right hemispheres to tune out hemispheric timing offsets that have been observed in past ROICs [1] . Analog delay cells were prone to noise injection on the bias lines affecting repeatability and potentially corrupting the shutter pulse width quality. Daedalus utilizes the same basic delay element as described in section 2.1.3 to provide ten stages of digitally programmed delay in 145 picosecond increments across a total tuning capacity of 2.9 nanoseconds. This yields a theoretical worst case tuned offset of 72.5 picoseconds between hemispheres. Digital programming also eliminates the need for the camera system to provide stable analog tuning references for this cell, thereby simplifying system design.
High Speed Timing Distribution
Maintaining shutter information as a serially encoded bit stream for global shutter distribution greatly simplifies design and physical implementation. As on past imagers, a binary replication tree distributes shutter information from the global generation point in the high-speed timing generator to 1024 individual pixel rows. However, only a single replication tree is required to replicate serial information while past imagers required (N shutters + 1) binary trees implemented in parallel, complicating design and limiting scalability in the number of frames. Each binary fanout stage output is shorted across all 1024 rows ( Figure 6 ) to rebalance any timing errors introduced by each replication stage buffer. These errors manifest as row wise timing striations observed on past ROICs [1] and were reduced on Icarus with shorted output stages. 
Row Shutter Logic
In its default mode, the (RSL) is clocked by HST Shutter Clock, output from the binary replication tree, to clock negative edge triggered D Flip Flops. This circuit deseriallizes the shutter clock information into individual shutters (SH0-SH2) and generates a non-overlapping complementary reset signal (RST) (Figure 7) . RSL also provides shutter timing interlacing in a row wise manner as well as enabling additional timing modes: zero dead time (ZDT), and high full well (HFW). 
Interlacing
Interlacing allows the user to pre-program the sensor to be interlaced in N row banks, delivering 25 µm x (N x 25) µm spatial resolution and 3 x N frames (Figure 8 ). To implement interlacing, the user pre-programs each row interlacing register with an Interlace Enable bit using a slow speed Interlace Prgm Clk signal (Figure 7 ). This configures each row to hold off operation until the previous row has completed its shutter generation. The Following Row Interlace Output signal, derived by SH1 of the activated row will be passed to the subsequent row once the activated row has been triggered. Zero dead time mode interlaces two rows spatially and offsets shutters temporally, allowing odd rows to be triggered during the reset of even rows. This function eliminates data loss during the inter-frame period while the pixel is being reset. Figure 9 is a representation of the 1024 rows and timing diagram describing this mode of operation. 
High Full Well (HFW)
High full well (HFW) mode triggers all shutter frames simultaneously. This mode exchanges additional frames of data for three times the storage capacitance of a single frame, theoretically allowing a single frame of data at up to 4.5 million e -full well.
Multi-Frame Pixel
Architecturally, the Daedalus pixel (Figure 10 ) is identical to Icarus but has been reduced from four frames to three while the storage capacitor has been increased from 75 fF to 200 fF to accommodate the 1.5 million e -full well requirement. Additionally, physical implementation has been optimized to reduce total shutter parasitic RC in each pixel while improving minimum shutter time to one nanosecond. The source follower transistor size was also increased to improve readout noise performance. 
Analog Readout
Parallel analog readout has been maintained as on previous imagers. However, test data from the Icarus sensor demonstrated better than expected leakage performance [1] leading to the decision to reduce the number of parallel readout channels from 32 to 16. On Daedalus, 512 pixel columns are multiplexed into 16 banks of 32:1 multiplexors (Figure 11 ). Additionally, a column-wise test input replicating a pixel source-follower has been incorporated to exercise all analog readout channels without requiring access the pixel array. Lastly, a bandgap voltage reference was included to provide stable analog biasing across temperature ranges as well as generate a current that is proportional to absolute temperature (I PTAT ) to provide on-chip temperature sensing. ROIC die temperature characterization will facilitate absolute calibration of the image sensor (Figure 12 ). Table 2 is s a compariso on of insertion n delay for the successive g generations of f UXI cameras. Daedalus incurs additional propagation de elay due to the e digital hemis sphere tuning d delay circuitry. . The dominan nt shutter gene eration delay is du ue to additional l circuitry in th he high-speed c clock generatio on block. Shutter generation n is disabled un ntil the oscillator i is operating in a stable, 50% d duty cycle man nner. This dela ay will scale wi ith oscillator fr requency. were measured across a temperature range of -55º C to 125º C for two separate die. Some die-to-die variation is present in the bandgap reference output as expected. The temperature sensor output circuitry has well matched gain from part-to-part, however part-to-part offsets are present so absolute temperature measurements will require calibration for each die.
Dark noise readouts were conducted. Figure 17 is comprised of data from 21 dark frame readout operations separated into each of the three separate frames. Standard deviation for each pixel was calculated across the 21 images. Figure 17 top are histograms of the standard deviations for all pixels in each frame, while the bottom of Figure 17 is a spatially resolved view of the standard deviations per pixel across the 21-image data set. Read noise per frame is 3.0, 2.2 and 2.2 LSBs for Frame 0, 1 and 2 respectively. However, one can observe outliers that 
CONCLUSION
A 1024 x 512 pixel, 25 μm spatial resolution, three frame-per-pixel imager has been built and electrically tested. Electrical testing indicates better than one nanosecond shutter times are achievable and readout circuitry can support 1.5 million e -full well operation. On chip temperature sensing will allow for calibrating out timing generation and distribution error while dark noise has been reduced to 210 electrons. Optical testing will be initiated upon receipt of a hybridized sensor. The Daedalus image sensor represents a new capability demonstrating significant timing flexibility to improve existing diagnostics and drive future HEDP diagnostic development.
